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Available online 02 February 2018The quest to sculpturematerials as small and deep as possible is an ongoing topic inmicro- and nanofabrication.
For this, the Bosch process has been widely used to achieve anisotropic silicon microstructures with high aspect
ratio. Reactive ion etching (RIE) lag is a phenomenon inwhich etch rate depends on the opening areas of patterns,
aspect ratio of the trenches and other geometrical factors. The lag not only gives a non-uniform distribution of
scallop size, but it also sets a limit for the maximum achievable aspect ratio. The latter since the mask suffers
from persistent erosion. While different kinds of hard masks have been suggested to ensure a longer total etch
time, here we report a correctly tuned 3-steps Bosch process – called DREM (Deposit, Remove, Etch, Multistep)
–withoutmask erosion. The erosion-free feature is independent of the type ofmask. For example, an aspect ratio
ofmore than 50 is achieved for trencheswith 1 μm linewidths, while no erosion is observed for 360 nm thin stan-
dard photoresists. The mechanism behind this extraordinary inﬁnite selectivity is mainly due to the depletion of
C4F8 deposition species. Furthermore, a linear ramping of the etch step duration is performed to achieve a uni-
form distribution of scallop sizes along the etch proﬁle. This outperforms the usual broad scallop size distribution
when no parameter ramping is performed and improves the straightness of the etch proﬁle considerably, in ad-
dition, it allows an easier way to control periodic sidewall shaping. e.g., a sausage-chain-like feature is demon-
strated with an almost perfect periodicity.
© 2018 Published by Elsevier B.V.Keywords:
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Scallop1. Introduction
Etching silicon is one of the key technologies in mainstream semi-
conductor industry and dry plasma etching has become indispensable
to transfer patterns anisotropically (i.e. directionally). The current
trend is to sculpture the silicon as deep and precise as possible while
preserving the critical dimension of the original photoresist pattern;
i.e. to achieve extreme high aspect ratios. Two perfect examples are
the creation of deep silicon pores to create highly area-efﬁcient trench
capacitors and the structuring of high-raised silicon pillars useful in
the fast evolving photonic crystal discipline. By performing a pulsed
process in so-called deep reactive ion etching (DRIE; e.g. the Bosch se-
quence), the sidewall of trenches can be protected during an etch pro-
cess and the etch depth can be signiﬁcant with minimal undercut.
However, the achievement of extremely high aspect ratios, e.g. larger
than 50, remains challenging. The main reason is that, when etch
depth increases, the silicon etch rate slows down due to the notoriousreactive ion etching (RIE) lag [1], while the mask erosion continues at
the same speed. This means that the selectivity (etch rate of silicon di-
vided by the erosion rate of mask) drops drastically when the aspect
ratio increases and the etching should be halted before the mask is to-
tally eroded away. This issue sets a limit for high aspect ratio etching
and a lot of efforts have been undertaken to ﬁnd a “hard”maskwith suf-
ﬁcient high selectivity, e.g. Al [2], Cr [3], SiO2 [4], or Al2O3 [5]. However, a
hard mask can be sputtered during etching and creates roughness [6].
Furthermore, the transfer of resist patterns into the hard mask will in-
crease fabrication complexity.
Another issue to consider in Bosch sequences is the non-uniformdis-
tribution of scallops [7].While the scallops are generated during the iso-
topic silicon etch steps, due to RIE lag the scallop size decreases while
the Bosch process continues. This non-uniformity in scallop size is pro-
nounced especially in devices with high aspect ratio. Furthermore, this
aspect ratio dependent scallop size distribution will not only change
the sidewall proﬁle, but it will also generate difﬁculties for post-etch
sidewall smoothening procedures.
A third important high aspect ratio feature is sidewall corrosion due
to off-normal ionic bombardment. It can be due to the not always per-
fectly straight trajectory of ions leaving the plasma boundary, some
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by an image force [14]. Although this issue can be very problematic, it
has not been truly pronounced in the present work and will therefore
not be addressed in detail.
Herewe propose a correctly tuned 3-steps cyclic Bosch process (step
1 – C4F8 deposition, step 2 – Ar bottom removal, and step 3 – SF6 isotro-
pic silicon etch) as suggested in previous literature [8]. From now onwe
will call this procedure DREM (Deposit, Remove, Etch, Multistep). By
carefully tuning the balance between deposition and bottom removal,
themask can stay fully intact and an inﬁnite etch selectivity is achieved.
Furthermore, a linear time ramping of the etch step is employed to
counteract the decreasing etch rate caused by RIE lag. By combining
these two techniques, it is possible to etch silicon trenches (1 μm
linewidth, 10 μm pitch) with an aspect ratio of more than 50 without
degradation of a conventional photoresist while keeping all the scallops
downwards the trench almost identical in size rendering the sidewall
almost perfectly straight.
2. Materials and methods
Siliconwafers (150mmdiameter, single side polished) were given a
65 nm (60 s at 4700 rpm) thick bottom antireﬂective coating (BARC,
DUV42s-6, Brewer Science) in a robot system (Gamma 2 M, Süss)
with a soft baking temperature of 60 s at 175 °C. On top of the BARC
layer, a 360 nm thick deep ultraviolet (DUV) resist (JSR KRF M230Y,
JSR-Micro) was coated (60 s at 2500 rpm) with a 90s soft baking tem-
perature at 130 °C. Afterwards trenches with 1 μm linewidth and 10
μm pitch were patterned by a DUV stepper system (FPA-3000EX4,
Canon),whichwas equippedwith a 248 nmKrF excimer laser (intensity
280 mW/cm2, dose 21 mJ/cm2 and focus depth 0.17 μm). The samples
were baked right after exposure for 60 s at 130 °C, and developed in
AZ726 (AZ Electronic Materials) for 60 s, rinsed in DI water and dried
by spin coating in a gentle nitrogen stream.
The thickness of both the BARC layer (65 nm) and resist (355 nm)
were determined by a spectroscopic ellipsometer (Vase, J.A. Woollam
Co., Inc.), with a standard deviation of 1 nm. To verify the critical dimen-
sion of exposed patterns, scanning electron microscopy (SEM, Supra
V60, Zeiss) images were taken both from a top view and cross-sectional
view. The results show an average linewidth of 0.95 μm across the
wafer, with standard deviation of 0.02 μm. The sidewall angle of the re-
sist was measured to be around 82°.
The plasma etching process was performed in a dual source etching
system (DRIE Pegasus, SPTS) from which the settings will be discussed
in the next section. The samples were cleaved manually into pieces of
around 2 cm by 2 cm and attached to a carrier wafer with Fomblin oil
(Solvay Solexis S.P.A.). To ensure sufﬁcient process reproducibility, theFig. 1. DRIE parameterssilicon carrier wafers (100 mm, single side polished) were coated with
100 nmAl2O3 (alumina) passivation coating by atomic layer deposition
(ALD, Picosun R200 ALD system). These carrier wafers have been found
to be relatively undisturbed by the plasma and could be reused through-
out the experiments.
After etching, the sample pieces were cleaved manually and ana-
lyzed by SEM. The analysis of scallop size distribution was performed
by Matlab (R2015b, MathWorks), which could extract coordinates of
scallop edges from the SEM images.
3. Results and discussions
3.1. Inﬁnite etch selectivity
The basic parameter setting for the 3-steps DREM process with an il-
lustrative diagram is shown in Fig. 1. A full tool recipe is presented in the
supplementary section. In the ﬁrst 1.8 s deposition step, C4F8 plasma is
used to passivate the wafer with a ﬂuorocarbon (FC) layer. A minimum
of platen power is applied to ensure lowmask erosion [9]. The process-
ing temperature was chosen to be approximate minimum of −19 °C
allowed by the tool. Also the pressure is optimized with respect to the
3000 W coil power for maximum FC deposition rate. In the second 1.9
s removal step, low pressure (5mTorr) argon plasma with high bias
power (75 W, with DC bias of around 325 V) is used for 1.0 s to clear
the FC ﬁlm from the bottom of the trenches. By taking rise time of
mass ﬂow controllers (MFC) and delay time caused by the reactor resi-
dence time into consideration, the process synchronization is
established for optimal performance as suggested in [8]. It is easier to
maintain low pressure plasma with argon than with e.g. SF6, because
argon is an electropositive gas (it provides electrons) whereas SF6 is
electronegative (it scavenges electrons). To minimize the coil reﬂective
power, the argon gas ﬂowwas chosen to be 200sccmduring deposition,
and 250sccm during bottom removal and etching. The lowest possible
pressure during bottom removal is needed to sharpen the ion angular
distribution as much as possible, thus ensure a maximum straight pro-
ﬁle. In the third time-ramped etching step, SF6 based plasma is used
to etch silicon isotropically at the cleared bottom of the trenches.
Again a minimum platen power is applied, to preserve the mask. By
using time ramping during this SF6 step, the scallop sizes can be tuned
to be almost identical along the trench. The initial etch step duration
was chosen to be 0.6 s to ensure correct initial etches and the ﬁnal
etch step duration tend was carefully tuned as discussed in the next sec-
tion.We should notice that switching off the SF6 ﬂow abruptly after the
etch step is bad news for the coil reﬂected power as the sudden change
in plasma chemistry will cause sharp harmful peaks in the reﬂected
power.We have improved this issue by smoothing the gasﬂow changesand etch sequence.
Fig. 2. Schematic of the ﬁrst DREM cycles showing that silicon is etched without
photoresist attack.
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0.3 s at 200sccm shoulder and then it goes to 600sccm and it stops the
ﬂow with a 1 s at 300sccm shoulder. For the 300sccm C4F8 ﬂow we
did the same with a 50sccm shoulder. Using the gas ﬂow shoulders,
we could maintain a very high power without matching problems.Fig. 3. Etch proﬁle evolution during DREM a1) 50 cycles; a2) 100 cycles; a3) 150 cycles. And the
linearly increasing etching depths for these three processes are shown in (c), with different e
openings are closed as shown in (d). For trenches with high aspect ratio, slight sidewall corrosThe reason why an inﬁnite selectivity is achieved is not because of
intrinsic properties of a speciﬁcally selected photoresist. Most resist-
types have selectivities around 100 or less [10]. Instead, the extraordi-
nary high selectivity is caused by the non-conformal FC deposition in-
side etched structures. This layer protects not only the features
sidewalls, as well as the mask. The mechanism is shown brieﬂy in
Fig. 2. Firstly, silicon is etched isotropically using SF6 plasma (Fig. 2.1
and 2.2). Secondly, C4F8 is applied for FC passivation (Fig. 2.3). Impor-
tantly, due to depletion of species inside the trenches, the thickness of
the FC ﬁlm is thicker on top of the resist pattern comparedwith the bot-
tom of the etching trench. Then, the FC ﬁlm is removed directionally
with a bias during the Ar bottom removal step. If the applied bias is
just enough for clearing the bottom of the trench, the resist will still
be covered by some added FC ﬁlm residue (Fig. 2.4). Thus, when the
etch process goes on to next cycles, the resist (or any other mask mate-
rial) will always be protected (Fig. 2.5 and 2.6).
The etch proﬁles of the 1 μmwide trenches are shown in Fig. 3. After
etching the BARC layer, 50 cycles were performed to reach an etch
depth of 18.8 μm (Fig. 3.a1), while the 360 nm resist remained intact
(Fig.3.b1). After 100 cycles, the etch depth was doubled and the resist
was still undisturbed (Fig. 3.a2/b2). Noticeably, a rather thick FC layer
started to grow at the topside of the etched structure narrowing the
trench opening of the ﬂowing gases (Fig. 3.b2). This effect is a direct re-
sult from the non-uniform step coverage due to the lack of surface mi-
gration. So, the downside of the inﬁnite selectivity (which is based on
the non-uniform coating characteristic) is that the smaller openings
tend to close while etching proceeds. When we increased the number
of cycles further to 150, the etch depth was around 58.1 μm, which im-
plied an aspect ratio of more than 50, while the sidewall of the trench
started to be slightly corroded (Fig. 3.a3). Furthermore, the trenches
have the tendency to become a slightly more positive tapered towardscorresponding top parts of the trenches b1) 50 cycles; b2) 100 cycles; b3) 150 cycles. The
tching step durations tend at the end of etch. For trenches with linewidth of 200 nm, the
ion can be observed as shown in (e).
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ing trench entrance while etching proceeds. The total etch depths and
the duration of etch step in the last cycle tend are shown in Fig. 3.c,
which suggests a linear relation between etch depths and total number
of cycles, this is due to the identical scallop sizes given by parameter
ramping. Thus, by carefully tuning DREM, silicon can be etched
directionally with identical scallops and inﬁnite selectivity with respect
to conventional photoresists; i.e. resist is not consumed at all. Obviously
any mask (e.g. Cr, SiO2 or Si3N4), even though not demonstrated here,
will be able to perform this task as well. Therefore, DREM is believed
to be the key to realize ultrahigh aspect ratio structures with a free
choice in masking material.
There are two issues that should be addressed regarding this pro-
cess. The ﬁrst is the closing trench most likely due to the lack of surface
migration of the growing FC ﬁlm. On the one hand the FC ﬁlm will pro-
vide the top part of the trench sufﬁcient protection against erosion, but
on the other hand the non-conformal layerwill limit the incoming etch-
ing species and inﬂuence the ion angular distribution (IAD), both of
which will cause non-uniformity in the etch process. When the process
continues the trench will even be fully closed and the etch process will
not be able to continue. This effect is especially pronounced for trenches
with a very small linewidth (as shown in Fig. 3.d), in which the top part
of a 200 nmwide trench is totally closed by the FC layer. The method to
solve this problem is to add an oxygen plasma pulse after every SF6 etch
step. Thus the trench can be opened again and DREM can continue. So,
in total there will be 4 steps during this process, which the authors
have called the DREAM process (Depositionwith C4F8, Removal bottom
with Ar, Etchingwith SF6, Ashingwith O2, Multistep). Clearly, due to the
constant removal of FC polymer, the photoresist will also erode quickly
and the inﬁnite selectivitywith respect to photoresist is lost, thus in this
paper, a DREM process (that is to say, a DREAM process without the O2
ashing step) was performed, which results in a straight proﬁle with aFig. 4. Etching proﬁle of experiment a (a1) without time ramping, and experiment b (b1) wi
Extracted etch proﬁle from exp.1 (a3) and from exp.2 (b3).relatively high aspect ratio. Nevertheless, for hard mask materials
DREAM is a viable option.
Another issue is the sidewall corrosion, which can be clearly seen
when the aspect ratio is more than 50 (as shown in midsection in Fig.
3.a3 and a close up view in Fig. 3.e). The authors noticed that this side-
wall corrosion is closely related to the sidewall angle of the proﬁle. We
already discussed that the passivation of ion inhibitors is increasingly
limited with increasing aspect ratio and, therefore, the lower region of
the sidewall will be less FC protected. However, during the bottom re-
moval step the accelerated argon ions can be transported down to the
bottom of trenches virtually unchanged in number. But, due to the
non-ideal Ion Angular Distribution (IAD), also the sidewall will be con-
tinuously exposed to off-normal incoming energetic ions. Thus when
the etching depth increases, the off-normal argon ions will start to cor-
rode the passivation layer and create weak points in the sidewall pro-
tection [11]. Since the middle part of the trench has less sidewall
protection compared with the top part, and is exposed to the ion bom-
bardment for a longer time than the bottom part, the sidewall corrosion
is most pronounced in the middle of the trench. One way to solve this
issue is to tune the proﬁle to a slightly negative tapered angle, either
by increasing the platen power during bottom removal steps, or by re-
ducing the passivation during the deposition steps. With the proﬁle
slightly negatively tapered, the sidewall will suffer less off-normal ion
bombardment. The downside of thismethod is that the inﬁnite selectiv-
ity might get lost.
3.2. Optimized scallop size distributions
As mentioned in the previous section, parameter ramping was used
to achieve uniformly distributed scallop sizes. The direct measurement
of scallop sizes along the sidewall, however, can be difﬁcult or cumber-
some, and several techniques have been reported before, e.g. using ath time ramping. A 2-dimensional view of sidewall surface of exp.1 (a2) and exp.2 (b2).
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using a conventional AFM system to scan the surface of a replica from
the trench structures [14]. In our experiment, in order to quickly get a
quantitative analysis for process optimization, the samples were ﬁrst
manually cleaved and picturedwith SEM and further studied byMatlab.
Based on the pixel size and coordinates of sidewall edges, the scallop
sizes can be calculated and analyzed.
Two experimentswere performed to prove the increased uniformity
of scallop size distribution. In the ﬁrst experiment, we performed ‘stan-
dard’ 50 Bosch cycles with a 1.5 s deposition step and a ﬁxed 6.0 s etchFig. 5. Etch rate as a function of aspect ratio for both experiment 1 and experiment 2 (a); scallo
depth as a function of etch time for both experiment 1 and experiment 2 (c); etch depth as a
distributions for both experiment 1 and experiment 2 (e).step. The etch depth was 29.4 μm (Fig. 4.a1). In the second experiment,
to counteract the effect of changing scallop size and proﬁle straightness
due to RIE-lag, the SF6 timewas linearly ramped from 3.5 s to 8.5 s dur-
ing 50 DREM cycles. The other parameters were unchanged. The etch
depth was 27.5 μm (Fig. 4.b1). Although the etch depth of exp.1 is
slightly larger than in exp.2, the scallop sizes can be observed to be
more uniform when etch-time ramping is performed. The samples
were also cleavedmanually along the trench openings, which gave a di-
rect view of 2-dimensional sidewall surface as in Fig. 4.a2 and Fig. 4.b2.
The etch proﬁles of both experiments were extracted from SEM imagesp sizes as a function of number of cycles for both experiment 1 and experiment 2 (b). Etch
function of number of cycles for both experiment 1 and experiment 2 (d); scallop size
82 B. Chang et al. / Microelectronic Engineering 191 (2018) 77–83using Matlab (Fig. 4.a3 and 4.b3), from which we can clearly see an in-
creased uniformity of scallop sizes and proﬁle straightness when
performing time ramping.
RIE lag is a phenomenon in which etch rate depends on the opening
areas of patterns, aspect ratio of the trenches and other geometrical fac-
tors [1]. Some studies explain this by ion angular distribution, which
will cause depletion of ions and radicals along the trench and slow
down the etch process [15]. Other studies suggest attenuated neutral
transport along the trench passage to be the reason [16]. Whatever is
the actual cause, when aspect ratio increases the etch rate (scallop
size divided by cycle time) for both experiments decreases (Fig. 5.a).
Nevertheless, while in exp.1 the average scallop size decreases mono-
tonically (Fig. 5.b), the scallop sizes for exp.2 remains roughly identical
(507 nmwith 40 nm standard deviation). Of course, the etch depth as a
function of time is still nonlinear for both experiments (Fig. 5.c), which
also suggests a decreasing etch rate (slope of the curve). However, theFig. 6. 1 μm pillars after 100 DREM cycles (a); the same DREM process but repeatedly interrup
pillars after 175 DREM cycles (c). (For interpretation of the references to color in this ﬁgure, thetch depth as a function of number of cycles (Fig. 4.d) is linear for
exp.2. A qualitative explanation of this linear relation can be, that in
our experiments the linearly increasing etch time can compensate for
the decreasing average etch rate, which can be approximated as a qua-
dratic function of aspect ratio [17]. However, depending on different
models, the relation between the average etch rate and aspect ratio
can be more complicated [18] [19], and for higher aspect ratio etching,
a quadratic ﬁttingwill deviate from the real average etch rate, thus a lin-
early increasing etch time will not be sufﬁcient to compensate for the
drop of average etch rate.
From the results above, we can see that by performing a parameter
ramping during a Bosch process, we can counteract the effect of RIE-
lag on the usual non-uniformity of scallop sizes. Since the variance of
scallop sizes has a detrimental effect on overall sidewall roughness
and sidewall straightness, a higher uniformity of scallop size distribu-
tion will make the sidewall much straighter. At the same time it is alsoted by time-controlled isotropic etches that creates sausage-chain-like features (b); 1 μm
e reader is referred to the web version of this article.)
83B. Chang et al. / Microelectronic Engineering 191 (2018) 77–83a promisingmethod for high aspect ratio etching as for very high aspect
ratios, any deviation from a straight proﬁle will limit the maximum
achievable aspect ratio.
The strategies discussed above have been successfully applied to pil-
lar structures with diameters of 1 μm. Firstly, 100 cycles of DREM pro-
cess were applied resulting in an etch depth of 23 μm (Fig. 6.a).
Secondly, a combination of DREM process and isotropic etch process
was performed, in such a way that every 10 cycles of DREM process
were followed by isotropic etch (200sccm SF6, 3000 W coil power,
0 W platen power, the time was ramped up at the same rate as the
Bosch cycles), 80 DREM process cycles were performed in total. This
specially modiﬁed etch process can achieve a modulated etch proﬁle
(Fig. 6.b), which consists of straight etch proﬁles (labeled by blue false
color in Fig. 6.b) separated by “nodes” with isotropic proﬁles (labeled
by red false color in Fig.5.b). We can notice that there is still plenty of
photoresist left, and the distance between each ‘nodes’ is very similar
(2.5 μm). These special features couldn't be achieved without the high
etch selectivity and an accurate control of etch proﬁles. As a conse-
quence, DREM can open pathways to manufacture periodic 3D struc-
tures beneﬁcial for example in next generation photonics or
electronics. Besides, by applying 175 cycles DREM cycles, a high aspect
ratio of 50 could be achieved for pillar structures with diameter of 1
μm (Fig. 6.c).
4. Conclusions
A DREM procedure is reported to improve and optimize a conven-
tional DRIE process (Bosch). An aspect ratio of 50 is achieved for 1 μm
wide trenches with identical scallops down the trench and without
any consumption of conventional photoresist during the etch process.
We have achieved a plasma etch process with inﬁnite selectivity. This
procedure is promising to etch deep silicon structures without using
hard masks, which will not only get rid of sputtering issues, but also
simplify the process ﬂow. The reported process can be beneﬁcial for in-
dustrial productions, since less materials and less time needs to be
invested. The scallop size distribution is optimized using a parameter
ramping strategy, which can “correct” the effect of RIE-lag. This process
can be favorable for applications as microbattery [20], photonic devices
[21], through silicon vias [22], X-ray gratings [23], etc. For post etch pro-
cesses such as sidewall smoothening by oxidation [24], this uniformdis-
tribution of scallops and a straight proﬁle are also favorable, since
scallops will be oxidized at almost the same oxidation rate.
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